Abstract-Polysilicon thin-film transistors (poly-Si TFT's) with liquid phase deposition (LPD) silicon dioxide (SiOa) gate insulator were realized by low-temperature processes (< 
I. INTRODUCTION HIN-film transistors (TFT's) on transparent substrate are
T important for making the active matrix of a liquid crystal display (LCD). Because polysilicon thin-film transistors (polySi TIT'S) have a high field-effect mobility, the potential to realize very large area LCD's [l] , and a capability for peripheral driver circuit integration [2] - [4] , much effort has been devoted to developing high-performance poly-Si TFT's.
Using conventional glass substrate is advantageous for reducing the cost of fabricating TFT's. To realize glass substrate TFT's, the maximum process temperature must be below 600OC. Under this limitation, a high-quality low-temperature processed (LTP) polysilicon active layer and gate insulator are indispensable components for realizing high-performance low-temperature poly-Si TFT's. The solid phase crystallization (SPC) [SI method has been widely used to fabricate the polysilicon active layer, for the SPC method produces a smooth top surface and large grain size. As for the gate insulator, various chemical vapor deposition (CVD) methods have been used to fabricate the dielectric layer [6] , [7] . But all Manuscript received October 16, 1992; revised September 13, 1993 . The review of this paper was arranged by Associate Editor W. F. Kosonocky. Yang, Chun-Lin Chen, and Yu-Chi Yang of these CVD methods require expensive equipment and the processes involved are very complex. Recently, a new Si02 formation technology using the liquid phase deposition (LPD) method has been developed [8] . LPD Si02 film has two main advantages in comparison with other CVD methods: First, the substrate temperature during deposition can be greatly reduced, because LPD Si02 film can be deposited at room temperature. Second, the apparatus used is simple and inexpensive. LPD Si02 technology is thus an economical candidate for replacing high-cost CVD technologies. In this research, poly-Si TFT's with LPD Si02 gate insulator are first developed. The physical, chemical, and electrical properties of LPD Si02 and the performance of the LTP poly-Si TFT's are then described in detail.
In general, poly-Si TFT's suffer from relatively high OFF current compared with a-Si TFT's. This is a serious problem for pixel TFT's, since the fundamental principle of active matrix displays is based on static operation without leakage current. To hold the signal levels for acceptable image quality, the off-state current has to be as low as 1 pA/pm [9] , which is an important criterion for poly-Si TFT's. Hence considerable effort has been devoted to clarifying the conduction mechanisms of 1,. However, as yet no consensus on the nature of the mechanisms has emerged. Some researchers have assumed that the conduction mechanism of 1, is dominated by only one of the mechanisms [lo] - [12] . But recently, it has been discovered, shown that the conduction mechanism of I L is dependent on gate bias (VGS), drain bias (VDS), device size, device structure, and fabrication conditions [ 131-[ 161. That is, the conduction mechanism is not determined by a unique mechanism. In this paper, the conduction mechanisms of I L in poly-Si TFT's with LPD Si02 gate insulator will be investigated and compared with other conduction mechanisms which have been reported.
EXPERIMENTAL

A. Liquid Phase Deposition (LPD) Si02
A schematic diagram of the apparatus for preparing LPD Si02 is shown in Fig. 1 . First, to prepare an immersing solution, 35 g of silica powder was added to 1 liter of hydrosilicofluoric acid (H2SiFe) to obtain a silica-saturated H2SiF6 solution. Furthermore, to supersaturate the solution with Si02, boric acid solution (0.1 M) was continuously added to the solution.
The basic chemical reaction kinetics of Si02 deposition are represented by the following two equilibrium processes:
( 2 )
In (I), addition of silica leads to a reaction shift from right to left. Therefore the solution saturated with silica will include minimum hydrofluoric acid. However, this equilibrium can be changed by adding boric acid to the solution. Normally boric acid reacts easily with hydrofluoric acid, as shown in (2), thereby consuming hydrofluoric acid and bringing about the transient state supersaturated with Si02 described by (1). This supersaturation of Si02 enhances (1) from left to right followed by silica deposition on the substrate.
To investigate the characteristics of LPD Si02 film, n-type, (100) silicon substrates with 4-7 R-cm resistivity were used in our experiment. Various Si02 films were deposited at different temperatures to compare the deposition rate. The Si02 films were characterized by measuring their thickness and the refractive index using an ellipsometer. The chemical composition was analyzed by FTIR and Auger electron spectroscopy (AES). The etching rate was examined with P-etch solution (48% HF : 70% HNO3 : H2O = 3 : 2 : 60) at room temperature. Electrical properties were investigated on MOS capacitors with aluminum gate contact of 0.12 mm2 in area. The density of interface trap states was determined by high-frequency (1 Fig. 2 shows a cross-sectional view of the fabricated poly-Si TIT. An under-layer of Si02 (500 nm thick) was thermally grown on a (100) silicon substrate. The polysilicon layer (100 nm thick) was prepared by the SPC method [ 5 ] . After the polysilicon layer was pattemed into islands, Si02 gate insulator (100 nm thick) was deposited at 40°C by the LPD method. Then gate polysilicon (350 nm thick) was deposited by LPCVD at 620°C and pattemed. P+ (5 x 10'' cm-', 40
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KeV) self-aligned implanted source and drain regions were formed by thermal annealing for 24 hours at 600°C. After the interlayer of insulator was formed, the contact holes were opened, and an aluminum layer (500 nm thick) was evaporated and pattemed. Finally, hydrogenation was performed in a plasma reactor at 300°C for 60 min. 
RESULTS AND DISCUSSION
A. Charucteristics of LPD S i 0 2 Film
The dependence of LPD Si02 deposition rate on deposition temperature is shown in Fig. 3 , which indicates that the Si02 deposition rate is enhanced with the increase in deposition temperature.
The characteristics of LPD Si02 film are summarized in Table I , which also compares LPD Si02 and CVD Si02 [18] . For the LPD Si02 film, the refractive index is about 1.42 N 1.44, which is lower than the 1.462 of thermal Si02 but nearly the same as the value for CVD SiOz. The lower refractive index may be due to a porous structure [19] . This is consistent with the results for the P-etch rate. The P-etch rate of LPD Si02 is about 20 A/s. This value is larger than that for non-porous oxide (2 -8 A/s) [19] . The dependence of refractive index and P-etch rate on LPD Si02 deposition rate is shown in Fig. 4 . The refractive index increases but the P-etch rate decreases with a decrease in the deposition rate. This is because the film deposited at lower deposition rate has a denser (less porous) structure, which leads to a larger refractive index and a lower P-etch rate. Thus to control the film quality, it is necessary to select an optimal deposition condition with a low deposition rate. Typical FTIR spectra of LPD Si02 film are shown in Fig. 5 . The absorption bands around 1090 cm-I and 810 cm-' are due to Si-0-Si stretching and bending vibration, respectively. These absorption bands are similar to those of thermal oxide, indicating that LPD oxide is amorphous in structure [19] . Another main absorption band around 930 cm-' found in the LPD Si02 spectra may be attributed to Si-F stretching vibration. The fluorine (F) contained in the Si-F bond must be incorporated from the H2SiF6 solution. At the same time, we find that only a few absorption bands related to water appear in the LPD Si02 spectrum. (O-H stretching due to H20 is shown in the absorption bands around 3300 cm-' and 1640 cm-l, while O-H stretching due to SiO-H is shown in the band around 3650 cm-I.) These bands reveal that LPD Si02 film contains only little water. Because this characteristic is very important for the electrical and structural stability of the film, we conclude that the LPD Si02 film is of good quality. The AES depth profiles of LPD Si02 films are shown in Fig. 6 . Only silicon (Si) and oxygen (0) atoms are detected in these films. The ratio of Si/O determined by AES is about 1/2 on the surface of the LPD Si02 films. However, the ratio of SUO is larger than 1/2 in the interior of the films. We conclude that LPD oxide films are Si-rich films. The Sirich composition near the Si/SiO* interface thus influences the electrical characteristics of LPD Si02 films, as described below. Fig. 8 ; the maximum EBD of the LPD Si02 film is 8 -9 MV/cm. Fig. 9 shows the C-V curves of MOS capacitors with LPD Si02 film as dielectric. The C-V curves reveal the presence of many positive charges, slow states, and fast states in the LPD Si02 film, which are related to oxygen vacancies. In addition, injection type hysteresis is observed in the inversion region. It may result from fast trapping centers near the middle-gap correlated with the Si-rich structure. The Terman method [ 171 was used to calculate a typical distribution of interface-trap density (Dit), and the result is shown in Fig. 10 . It appears one order of magnitude larger than the 1 x lolo cmP2 eV-l of thermal Si02 in the mid-gap, which makes it comparable to the value for CVD Si02.
The experimental results on the electrical characteristics of I-V and C-V are summarized in Table I. From the table, we can conclude that LPD Si02 film exhibits satisfactory electrical integrity. It is well known that carrier trapping, barrier formation, and dopant segregation in the network of grain boundaries and other defects in the Si/SiO:! interface can cause gross deviation in electronic properties from those of crystalline silicon. Hence to improve device performance, it is essential to reduce trap densities effectively. It has been shown that hydrogen plasma treatment can effectively reduce trap state density and improve device characteristics [21], [22] . A comparison of the ID-VG characteristics of as-fabricated and hydrogenated poly-Si TFT's with LPD Si02 gate insulator is shown in Fig. 12 . The characteristic parameters of poly-Si TFT's obtained before and after hydrogenation are summarized in Table 11 . The data in the table reveal that the field effect mobility has been improved from 17.9 cm2/V.s to 25.5 cm2/V.s, and the threshold voltage has been improved from 12.9 V to 6.9 V. Although the threehour hydrogenation treatment markedly improves the electrical characteristics of poly-Si TFT's, the hydrogenation time must far exceed three hours to greatly improve the performance of poly-Si TFT's [23] .
When negative gate bias (VGS) is applied, a considerable OFF-state current (I,) will be found. This current results from two basic mechanisms: 1) Resistive current, which arises when the applied VGS is not negatively large enough to form a player in the channel region. In this case I L can be assumed to be an ohmic current flowing through the polysilicon bulk layer. This situation usually occurs when VGS is smaller than flat band voltage (VFB) but larger than the negative value of the threshold voltage (-Vth). 2) Junction leakage current, which arises when VGS is more negative than -I&. In that case, holes are induced to form a p-type channel region, and subsequently a reverse-biased p-n junction is formed between drain and channel. The junction leakage current is caused by electron-hole pairs generated via grain boundary traps in the depletion region.
There are also three other, related mechanisms through which a trapped hole at an energy level Et can be generated to the valence band: (a) Pure thermal emission or thermal generation, which is due to thermal excitation of trapped holes in the valence band. (b) Pure field emission or tunneling, which is due to field ionization of trapped hole tunneling through the potential barrier into the valence band. (c) Thermionic field emission or Frenkel-Poole emission, which is due to fieldenhanced thermal excitation of trapped holes in the valence band. The applied field causes the barrier to become low and thin enough that either thermal emission or thermal excitation to virtual states prior to tunneling can easily occur.
The pure field emission current has the strongest dependence on the applied field but is essentially independent of temperature, so it dominates at low temperature and high field conditions. The pure thermal emission current is proportional to the intrinsic carrier concentration (n,) of silicon, and n, is proportional to e x p [ -E , / 2 k~T ] (where E , is the energy gap of silicon). For this reason, the activation energy of the pure thermal emission current should be approximately equal to E , / 2 . In addition, the pure thermal generation current is nearly independent of V&. On the other hand, both field emission and Frenkel-Poole emission current increase with V&. The difference between them is that the increase of the field emission current with ~VGS I tends to approach a saturation value, while the Frenkel-Poole emission current does not [ 101. Furthermore, the activation energy of the latter is larger than that of the former. In order to distinguish the mechanism of the OFF-state current, the leakage current can be divided into three parts: 1) a low gate bias region I (at the region around -10 V < VGS < 0 V), 2) an almost flat region 11, in which IL does not change with a decrease in VGS, and 3 ) a gate-bias dependent region 111 at high drain bias. Although I L increases with negative VGS both in region I and region 111, the difference can be distinguished by the relationship between I L and V& with channel length (L) as a parameter (Fig. 14) . I L in region I1 and region 111 is independent of L , while I L in region I decreases as L increases. The dependence of I L on 1/L, as shown in Fig. 15 , indeed indicates that I L in region I varies linearly with 1/L. From the above description, it is obvious that I L in region I is a resistive current and I L in region I1 and region 111 is a junction leakage current. IO is the generation current at zero electric field, and EPK is the peak electric field given by where E S~O~ is the permittivity of silicon dioxide and to, is the thickness of silicon dioxide. Although the above results and discussion are all in terms of n-channel poly-Si TFT's, similar results were obtained for p-channel poly-Si TFT's. In other words, the basic conduction mechanisms of OFF-state current in p-channel poly-Si TFT's also include resistive current, thermal generation current, and Frenkel-Poole emission current. However, the weight of each mechanism is different for n-channel and p-channel TFT's.
IV. CONCLUSION
Polysilicon thin film transistors using liquid phase deposition silicon dioxide (SiO2) as gate insulator were realized by low-temperature processes (< 620°C). The LPD Si02 method has been shown to be an economical approach that supplies a good dielectric layer. LTP poly-Si TFT's with W / L = 200 pm/lO pm have an on-off current ratio of 4.95 x IO6 at V, = 5 V, a field effect mobility of 25.5 cm2/V-s at V, = 0.1 V, a threshold voltage of 6.9 V, and a subthreshold swing of 1.28 VJdecade at V, = 0.1 V. Effective passivation of defects by plasma hydrogenation can improve the characteristics of these devices. The behavior of off-state current in LTP poly-Si TFT's has also been clarified. The conduction mechanisms of off-state currents can be divided into two parts, one attributable to a resistive current in the low gate bias region, the other to a junction leakage current in the high gate bias region. The junction leakage currents observed in our samples were due to two basic mechanisms, pure
